Using a JTAGulator
Published: 06 August 2021 Last Updated: 03 November 2022
JTAG is short for Joint Test Action Group and generally refers to on-chip debugging interfaces that follow the IEEE 1149.x standard. The standard doesn’t mandate a certain connection – it just dictates a standard for communicating with chips in a device. It uses 5 pins: TCK, TMS, TDI, TDO and (options) TRST; which are (Test) Clock, Mode Select, Data In, Data Out, and Reset.
It can be useful to hardware hackers in various ways, such as extracting device IDs, extracting firmware, overwriting memory.